| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact | |
| 3362W-1-203 | BOURNS | 插件 | 09+ | 单圈精密微调电位器 | 6590 |
|
|
| 3362W-1-203 | 进口BOURNS/ BU | 2007 | 10000 |
|
|
3362W-1-203 Datasheet +2.7V 13dB typ. @fRF=820MHz, PLO=-lOdBm, PRF=-30dBm OIP3=12dBm typ. @fRFl=820.OMHz, fRF2=820.1 MHz PLO=-lOdBm, PRF=-30dBm IIP3=-1dBm typ. @fRFl=820.OMHz, fRF2=820.1 MHz PLO=-lOdBm, PRF=-30dBm 5dB typ. @fRF=820MHz, PLO=-lOdBm MTP6 (Mount Size: 2.8x2.9x1.2mm) 3362W-1-203 Price All Intersil semiconductor products are manufactured, assembled and tested under IS09000 quality systems certification. Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with- out notice. Accordingly the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No Iicense is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see web site www.intersil.com 3362W-1-203 on stock o o o o 0 0 7 - o o o o - o o - o ! l e J J o s u e l l l u a n n o p i P M J O d repeated after a high level is applied to the RESET pin. When a high level is reasserted on the RESET pin, the device returns to the read or standby mode, depending upon the state of the control inputs. By applying a 12V + 0.5V input signal to the RESET pin, the boot block array can be reprogrammed even if the boot block lockout fea- ture has been enabled (see Boot Block Programming Lock- out Override section). The RESET feature is not available on the AT49BV/LVOOIN(T). Test ISymboL I Conditions IDevicel VDO IGroup A I Limits 11 I Unit I I -ssoc s TA S +1250C I type I lsubgroupsl_ _l I I unLess otherwise I I I I I I - I I specified _I_I_I_J Min I Max [ IIIIIIII Input offset voLtage I VIO I VO = 1.4 V, 1 01, 1 5 V I 1 1 1 10 I rrN 2/ 3/ I I vic = o v, 1 03, I I I I I I I RS = sc02 I os I I 2,3 I I 12 I IIIIIIII |
