| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
BIGM2M4354C3 Datasheet
BIGM2M4354C3 Price Supplyvoltage range,VCC ....... Input voltage range, Vi (see Note l) Output voltage range, VO (see Note l) . . . . . . . . Input clamp current, IIK (VI < 0 0r Vi > Vcc) . .. . Output clamp current, lOK (VO < 0 0r Vo > Vcc) Continuous output current, 10 (VO = 0 to VCC) Continuous current through VCC or GND . ' ' ' " Storage temperature range . . . . . . . BIGM2M4354C3 on stock During a memory write cycle, six check bits (CBO-CB5) are generated by eight-input parity generators using the data bits defined in Table 3. During a memory read cycle, the 6-bit checkword is retrieved along with the actual data. Error detection is accomplished as the 6-bit checkword and the 16-bit data word from memory are applied to internal parity generators/checkers. If the parity of all six groupings of data and check bits are correct, it is assumed that no error has occurred and both error flags will be low. It should be noted that the sense of two of the check bits, bits CBO and CBl, is inverted to ensure that the gross-error condition of alllows and all highs is detected. If the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set high. Any single errorin the 16bit data word will change the sense of exactly three bits of the 6-bit checkword. Any single errorin the 6bit checkword changes the sense of only that one bit. In either case, the single error flag will be set high while the dual error flag will remain low.
|
