| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact | |
| BQ26221PWP | TI | SOP | 04+ | IN STOCK | 3500 |
|
|
| BQ26221PWP | TI | SOP | 04+ | 3500 |
|
||
| BQ26221PWP | 3500 | TI |
|
|
BQ26221PWP Datasheet Antiblooming Gate Temp Dlode 1 Antiblooming Dram VDDG NC VSub NC Reset Gate Temp Diode 2 Reset Drain Active Video BQ26221PWP Price After readout of a particular image line (n), the shift register is empty of charge and ready to accept new charge packets from the photodiodes representing image line (n+l). To begin the transfer sequence, the horizontal clock pulses (1 and Vj2) are stopped with Dl held in its high state, and Viz in its low state. The transfer gate voltage phase (fiTC) iS then switched high to start the transfer of charge to the shift register. Once the transfer gate reaches its high state, the photo gate voltage (ejPC) is set high to complete the transfer. It is recom- mended that the photo gate voltage be held in the high state for at least o.i ps to ensure complete transfer. After this interval, the photo gate voltage is returned to its low state, and when that is completed, the transfer gate voltage is also returned to the low state. The details of the transfer timing are shown in Figure 3 with ranges and tolerances in Table l. BQ26221PWP on stock 867 757 646 546 458 399 350 318 295 279 270 263 261 261 264 268 273 279 287 297 306 315 327 336 348 357 369 381 392 404 The input current signal is connected to either +In or -In, depending on the polarity of the signal, and retumed to ground through the center tap, CT. The balanced input-two matched 75 I ' sense resistors, Rs-provides maximum rejec- tion of common-mode voltage signals on CT and true differ- ential current-to-voltage conversion. The sense resistors convert the input current signal into a proportional voltage, which is amplified by the differential amplifier. The voltage gain of the amplifier is: AD = 5lU(16mA)(75 I ) = 4.1667VN. |
