| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
MI-P73Z-MXZ Datasheet A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account. MI-P73Z-MXZ on stock (1) Accuracy applies for: {a) +5% variation in power supply voltages. {b) +1 0% reference amplitude and frequency variation. (c) 10% reference harmonic distortion. (d) Any balanced load from no load to fullload. (e) Over operating temperature range. (2) Signals shall not be applied to the digital inputs while the dEvice power supply is off. Digital input levels should not go below ground or exceed +5V. Cell array to register 25 ys max Serial Read Cycle 50 ns min Operating current Read (50 ns cycle) 10 mA typ. Program (avg.) 10 mA typ. Erase (avg.) 10 mA typ. Standby 50 UA max Package TSOP I 48-P-1220-0.50 (Weight : 0.53 g typ.) |
