| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
MX045-32M0000 Price MRS cycle with address key programs. -. CAS latency (1 & 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave). EMRS cycle with address key programs. All inputs are sampled at the positive going edge of the system clock. Burst read single-bit write operation. Special Function Support. -. PASR (Partial Array Self Refresh). -. TCSR (Temperature Compensated Self Refresh). DQM for masking. Auto refresh. 64ms refresh period (8K cycle). Commercial Temperature Operation (-25'C ~ 700C). 54balls CSP (-RXXX - Pb, -BXXX - Pb Free). MX045-32M0000 on stock
Each receiver is quadruply buffered to minimize the potential of receiver over-run or to reduce interrupt overhead in interrupt driven systems. In addition, a flow control capability is provided to disable a remote DUART transmitter when the buffer of the receiving device is full. |