TIMap-22  > MX29F080TC90

suppliers of MX29F080TC90 and PDF data of MX29F080TC90

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

MX29F080TC90 Datasheet
The buffered local oscillator used for output, drives the FM input of the PLL circuit (for example, U428xBM family). The typical parallel output resistance at 100 MHz is 70 Q, the parallel output capacitance is about 10 pF. When using an external load of 500 Q/10 pF, the oscillator swing is about 100 mV. The second harmonic of the oscillator fre- quency is less than -15 dBc.
MX29F080TC90 Price

VCE ~Ie =3 20 r nA
L/CE = 1 v \ c = 3 mA I III j


MX29F080TC90 on stock
active LOW Output Enable (OE) and three-state drivers. The device has an automatic power-down feature, reducing the power consumption by more than 95% when deselected. An active LOW Write Enable signal (WE) controls the writing/ reading operation of the memory. When CE and WE inputs are both LOW, data on the eight data input/output pins (l/00 through l/07) is written into the memory location addressed by the address present on the address pins (Ao through A14). Reading the device is accomplished by selecting the device and enabling the outputs, CE and OE active LOW, while WE remains inactive or HIGH. Under these conditions. the con-

Parameter Value Unit
Frequency bands 433.92 315.16 MHz
Modulation FSK
Frequency deviation ±15 kHz
Max. RF output power@ 400Q, 3V 10 dBm
Sensitivity@ 400Q, BR=20 kbit/s, BER<10-3 -105 dBm
Maximum bit rate 20 kbit/s
Supply voltage 2.7 - 3.6 V
Receive supply current 250 UA
Transmit supply current@ -10 dBm output power 8 mA
Standby supply current 8 UA