TIMap-22  > MX29LV320ABTC-90(G)

suppliers of MX29LV320ABTC-90(G) and PDF data of MX29LV320ABTC-90(G)

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
MX29LV320ABTC-90(G) MXIC        1,920 

MX29LV320ABTC-90(G) Price

AC Testing Wavetorm: VIH = 2.4V; VIL = 0.45V; VOH ~ 2.OV; Vol = 0.8V Output Load: 1 TTL Load + 100pF Input Rise and FaIITimes: 20 ns Ambient Temperature: Commercial (C): Tamb = o'C to +70'O'C Industrial {l): Tamb = -40'C to +85'C
28C16A-15 28C16A-20 28C16A-25
Parameter Sym Min Max Mln Max Min Max Units Conditions
Address to Output Delay tACC 150 200 250 ns 0E= CE= VIL
CE to Output Delay tCE 150 200 250 ns E= VIL
E to Output Delay tOE 70 80 100 ns CE= VIL
CE or OE High to Output Float tOFF O 50 0 55 0 70 ns
Output Hold from CE or OE, whichever occurs first tOH O O 0 ns
Endurance 1M 1M 1M cycles 25'C, Vcc = 5.OV, Block Mode (Note)


MX29LV320ABTC-90(G) on stock
When a dedicated clock pin drives IOE registers, it can be inverted for all IOEs in the device. AllIOEs mu st use the same sense ofthe clock. For example, ifany IOE u ses the inverted clo ck, all IO Es must u se the inverted clock and no IOE can u se the non-inverted clock. However, LEs can still use the true or complem ent ofthe clock on a LAB-by-LAB basis.
In addition to possibly reducing the total number of write transactions to SDRAM, the merge/collapse feature helps to assemble independent partial DWORD transfers into complete DWORDs, so the overhead associated with error correcting code (ECC) read- modify-write cycles can be reduced. Read-modify-write transfers are required for ECC support when a partial DWORD write occurs to SDRAM. Complete DWORD writes do not require a read-modify-write function.