| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
PAL20X6V Datasheet Jitter Tolerance: Jitter tolerance is a measure of the ability of a PLL to operate properly (i.e., remain in lock and/or regain lock in the presence oflarge jitter magnitudes at various jitter frequencies) when jitter is present on its reference. The appli- cable standard specifies how much jitter to apply to the refer- ence when testing for jitter tolerance. PAL20X6V Price TIME SLOT ASSIGNMENT MODE The time slot assignment mode of operation is selected by maintaining CLKc in a normally low state. The state of the CODEC is updated by pulsing CLKc eight limes within a period of 125 p.S or less. The falling edge of each clock pulse shifts the data on the DC input into the CODEC. The first two control bits determine if the subsequent controi bits B3-B8 are to specify the time slot for the encoder (Bl = 0), the decoder (B2= 0) or both (B1 and 82 = O) or if the CO- DEC is to be placed into the power-down mode (B1 and B2 = 1). The desired action will take place upon the occur- rence of the second frame sync pulse following the first pulse ot CLKc. Assigning a time slot to either the encoder or decoder will automatically power-up the entire CODEC cir cuit. The DX output and DR input, however, will be inhibited for one additional frame to allow the analog circuitry time to stabilize. If separate time slots are to be assigned to the encoder and the decoder, the encoder time slot should be assigned first. This is necessary because up to four frames are required lo assign both time slots separately, but only three frames are necessary to activate the DX output. If the encode time slot has not been updated the PCM data will be outputted during the previously assigned time slot which may now be assigned to another CODEC. PAL20X6V on stock
Notes: 5. Test conditions assume signal transition time of 5 ns or less, timing reference levels of l.5V, input pulse levels of O t0 3.OV, and output loading of the specified IOL/IOH and 30-pF load capacitance. 6. tHZOE, tHZCE, and tHZWE are specified with CL = 5 pF as in part (b) of AC Test Loads. Transition is measured +500 mV from steady state voltage. 7. At any given temperature and voltage condition, tH7CE iS less than ti 7CEl and ti 7CE2 for any given device. 8. The internal write time oflhe memory is defined by the overlap of CEi LOW, CE2 HIGH, and WE LOW. All 3 signals must be active to initiate a write and either signal can terminate a wriie by going HIG H. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. |
