TIMap-18  > PALC16R4Z-35QC

suppliers of PALC16R4Z-35QC and PDF data of PALC16R4Z-35QC

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
PALC16R4Z-35QC AMD  FDIP/磁镜  94  IN STOCK   
    GoldenSand Electronic CO.,Ltd
  • Contact:Bruse
  • Tel:0755-83372595
  • Fax:0755-83372186
  • Email: info@goldensand.cc


PALC16R4Z-35QC AMD  FDIP  94    50 
    Hongkong Wilwin Techonlogy Lim..
  • Contact:mr wang
  • Tel:86-755-82976956
  • Fax:86-755-82976955
  • Email: leslie@wilwin-ic.cn
PALC16R4Z-35QC AMD  FDIP/磁镜  94  只做原装,价格优  50 
    thoustech electronics limited
  • Contact:zhang
  • Tel:86-755-82791805
  • Fax:86-755-82791809
  • Email: thoustech1@163.com
PALC16R4Z-35QC FDIP/磁镜    AMD    94 
    HK Cheungwah Electronics Co.,l..
  • Contact:Kary
  • Tel:86-755
  • Fax:
  • Email: szsxic@gmail.com
PALC16R4Z-35QC 50    AMD    94 

PALC16R4Z-35QC Datasheet
The TYN/TXN 0512 ---> TYN/TXN 1012 Family of Silicon Controlled Rectifiers uses a high per- formance glass passivated technology. This general purpose Family of Silicon Controlled Rectifiers is designed for power supplies up to 400Hz on resistive or inductive load.
PALC16R4Z-35QC Price

MIN TYP SMAXOL UNITS PARAMETER CONDITIONS
R Resistance 80 100 120 Q
c Capacitance At 2.5V DC, 1MHz, 30mV AC 16 20 24 pF
VDIODE Diode Standoff Voltage IDIODE = 1 0l.iA 5.5 V
ILEAK Diode Leakage Current (reverse bias) VDIODE = 3.3V 100 nA
VSIG Signal Voltage Positive Clamp Negative Clamp ILOAD = lOmA ILOAD = -lOrTiA 5.6 ·1.5 6.8 -0.8 9.0 -0.4 V V
VESD In-system ESD Withstand Voltage a) Human Body Model, MIL-STD-883, Method 3015 b) Contact Discharge per IEC 61000-4- 2 Level 4 Notes 2,4 and 5 +30 +15 kV kV
VCL Clamping Voltage during ESD Discharge MIL-STD-883 (Method 3015), 8kV Positive Transients Negative Transients Notes 2,3,4 and 5 +12 -7 V V
fc Cut-off Frequency ZSOURCE=50Q ZLOAD=50Q R = 100Q, C = 20pF 86 MHz
Note 1 Note 2 Note 3 Note 4 Note 5 TA=250C unless otherwise specified. ESD applied to input and output pins with respect to GND, one at a time. Clamping voltage is measured at the opposite side of the EMI filter to the ESD pin. For example, if ESD is applied to Pin Al then clamping voltage is measured at Pin Cl. Unused pins are left open These parameters are guaranteed by design and characterization. ~ 2004 California Micro Devices Corp. All rights reserved 04/21/04 430 N. McCarthy Blvd., Milpitas, CA 95035-5112 A Tel: 408.263.3214 Fax: 408.263.7846 A www.calmicro.com 3


PALC16R4Z-35QC on stock
PN P Antivalent embeddable 10 mm o ... 10 mm 10 ... 60 V o ... 200 mA o ... 1 Hz " 20 mA " 3V pulsing yes LED, yellow -25 ... 70 0C (248 ... 343 K) EN 60947-5-2 IP65 2 m, PVC-cable 0.75 ITirTl2 PBT PBT
WRITE POLLING: On receipt of the Stop Condition, the Configurator enters an inter- nally-timed write cycle. While the Configurator is busy with this write cycle, it will not acknowledge any transfers. The programmer can start the next page write by sending the Start Condition followed by the Device Address, in effect polling the Configurator. If this is not acknowledged, then the programmer should abandon the transfer without asserting a Stop Condition. The programmer can then repeatedly initiate a write instruc- tion as above, until an acknowledge is received. When the Acknowledge Bit is received, the write instruction should continue by sending the first EEPROM Address Byte to the Configurator.