TIMap-18  > PALCE11V8-15JC

suppliers of PALCE11V8-15JC and PDF data of PALCE11V8-15JC

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
PALCE11V8-15JC       stock  15 
PALCE11V8-15JC CY        15 
    Suntronic Electronics Co
  • Contact:Jack
  • Tel:86-755-83044266
  • Fax:
  • Email: jachzheng@126.com

PALCE11V8-15JC Datasheet
Copyright@ 2003 Microsemi 11-12-2003 REV A Page 3 Scottsdale Division 8700 E. Thomas Rd. PO Box 1390, Scottsdale, AZ 85252 USA, (480) 941-6300, Fax: (480) 947-1503
PALCE11V8-15JC Price

Characteristics Symbol Condition S Min Typ. Max Unit
Peak Reverse Current IRM Tj= 25'LC, VRWI= VRRWI 40 mA
Peak Forward Voltage *1 VFM Tj= 25'1C, IFM= 60 A 0.71 V
Thermal Resistance Junction to Case Rth (j-c) Junction to Case 0.75 'IC /W


PALCE11V8-15JC on stock

Symbol Pin Name Description
VDD1 Logic power supply 2.7 t0 3.6 V
VDD2 Driver power supply 7.0 t0 10.5 V
VSS1 Logic ground Ground(0 V)
VSS2 Driver ground Ground(0 V)
Y1 to Y420 Driver outputs The D/A converted 64 gray-scale analog voltage is output.
DOP<0:2> DON<0:2> DIP<0:2> DIN<0:2> D2P<0:2> D2N<0:2> RSDS data input Total data lines consist of 18 data bus. (6-bit digital, 3 colors (R, G, B) and 2 differential input pairs) The 3 - bit differential input pairs generate the internal 6 - bit data through the comparison between DxxP and DxxN.
SHL Shift direction control input This pin controls the direction of shift register in cascade connection. When SHL = H: Dl01 input, Y1} Y420, D102 0utput When SHL = L: D102 input, Y420} Y1, Dl01 0utput
Dl01 Start pulse input/ output SHL = H: Used as the start pulse input pin. SHL = L: Used as the start pulse output pin.
D102 Start pulse input/ output SHL = H: Used as the start pulse output pin. SHL = L: Used as the start pulse input pin.
DATPOL Data inversion input DATPOL = L: No inversion DATPOL = H: Data polarity inversion (HL)
POL Polarity input POL = H: The reference voltage for odd number outputs are VGMAl to VGMA5 and those for even number outputs are VGMA6 to VGMA10. POL = L: The reference voltage for odd number outputs are VGMA6 to VGMA10 and those for even number outputs are VGMAl to VGMA5.
CLKP CLKN RSDS shift clock input The RSDS clock input pairs generate the internal shift clock, CLK2, through the comparison between CLKP and CLKN.
CLK1 Latch input S6C0679 clears 140 shift registers at the rising edge of CLKl and outputs the analog data to the each channel at the falling edge.
VGMA1 to VGMA10 Gamma corrected power supplies Input the gamma corrected power supplies from external source. VDD2 > VGMAl > VGMA2 > ...... > VGMA9 > VGMA10 > VSS2 Keep power supplies unchanged during the gray-scale voltage output.
RPIl, RP01 RP12, RP02 Line-repair AMP input / output The Structure of the line-repair amp is the same as that of the analog output. RPIl (RP12)} impedance changed} RP01 (RP02)
TEST Test input TEST = L: Normal operation mode TEST = H: Test mode (OP AMP CUT-OFF, Rpd = 15 kQ)


UHF MODULATED OUTPUT Modulation and relative levels of vision and sound carrier levels are preset for the selected broadcast standard. Table 2 gives the output options available. Modulation index is fixed at 83% for all negative modulation systems and at 94% for SECAM standard L. Selection of sound tank frequency is defined by off-chip tank components.