| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
PALCE22V10-30E4 Datasheet M/S = VIH for BUSY output flag on Master, M/S = VIL for BUSY input on Slave Busy and Interrupt Flags On-chip port arbitration logic Full on-chip hardware support of semaphore signaling between ports Fully asynchronous operation from either port Separate upper-byte and lower-byte controls for multi- plexed bus and bus matching compatibility LVTTL-compatible, single 3.3V (+0.3V) power supply Available in a 100-pin TQFP PALCE22V10-30E4 Price
PALCE22V10-30E4 on stock
' All-silicon time delay ' 3 independent buffered delays ' Delay tolerance +2ns for -10 through -60 ' Stable and precise over temperature and voltage range ' Leading and trailing edge accuracy I Economical I Auto-insertable, low profile ' Standard 14-pin DIP, 8-pin DIP, or 16-pin SOIC ' Low-powerCMOS ' TTL/CMOS-compatible I Vapor phase,IR and wave solderable ' Custom delays available ' Quick turn prototypes ' Extended temperature ranges available |
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||