TIMap-17  > PAQ100S48-5-BPV

suppliers of PAQ100S48-5-BPV and PDF data of PAQ100S48-5-BPV

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

PAQ100S48-5-BPV Datasheet
Once a burst read or write operation has been initiated, there are several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation, use a Precharge Command to interrupt a burst cycle and close the active bank, or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid DQ contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the DQ pins before the Burst Stop Command is registered will be written to the memory.
PAQ100S48-5-BPV Price

Device Type VCfS Vofts VGES Volts lc cont Amps Pc PerlGBT Watk VCfl(saU VGE=15V Max. . Ic Volts, Amps Switching Time (MaxJ ton tdf tf psec. Hsec. ysec. Pkg
1MB130L-060 600 ±20 30 120 3.5 30 0 8 1.0 0 35 M110
1MB150L-060 600 ±20 50 200 3.5 50 O8 1 0 0.35 M110
1MB175L-060 600 ±70 75 300 3.5 75 0 8 1.0 0 35 M110


PAQ100S48-5-BPV on stock

NAME PQFP & TQFP PIN NUMBERS DESCRIPTION
110 0 - 110 5 110 6 - 110 11 110 12 - 110 17 110 18 - 110 23 110 24 - 110 29 110 30 - 110 35 110 36 - 110 41 110 42 - 110 47 110 48 - 110 53 110 54 - 110 59 110 60 - 110 65 110 66 - 110 71 110 72 - 110 77 110 78 - 110 83 110 84 - 110 89 110 90 - 110 95 21, 22, 23, 24, 25, 26 27, 28, 29, 30, 31, 32 34, 35, 36, 37, 38, 39 40, 41, 42, 43, 44, 45 52, 53, 54, 55, 56, 57 58, 59, 60, 61, 62, 63 66, 67, 68, 69, 70, 71 72, 73, 74, 75, 76, 77 85, 86, 87, 88, 89, 90 91, 92, 93, 94, 95, 96 98, 99, 100, 101, 102, 103 104, 105, 106, 107, 108, 109 117, 118, 119, 120, 121, 122 123, 124, 125, 126, 127, 128 2, 3, 4, 5, 6, 7 8, 9, 10, 11, 12, 13 Input/Output Pins - These are the general purpose I/O pins used by the logic array.
GOE 0GOE l 64, 114 Global Output Enables input pins.
IN 2, IN 4, IN 5 51 84 110 Dedicated input pins to the device.
TDI/IN 01 TMS/IN 11 TD01 TCK/IN 31 18 20 46 50 78 Input - Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The TMS, TDI, TDO and TCK options become active. Input - This pin performs two functions. When BS~AN is logic low, it functions as an input pin to load programming data into the device. TDI/INO also is used as one of the two control pins for the isp state machine. When BSCAN is high, it functions as a dedicated input pin. Input - This pin performs two functions. When BSCAN is logic low, it functions as a pin to control the operation of the isp state machine. When BSCAN is high, it functions as a dedicated input pin. Output - When BSCAN is logic low, it functions as an output pin to read serial shift register data. Input - This pin performs two functions. When BS~AN is logic low, it functions as a clock pin for the Serial Shift Register. When BSCAN is high, it functions as a dedicated input pin.
RESET YO, Y1, Y2 19 15 83. 80 Active Low (0) Reset pin which resets all of the GLB and l/0 registers in the device. Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs on the device.
GND VCC VCCIO 1, 17, 33, 49, 65, 81, 97, 112, 115, 116 16, 48, 82, 113 14, 47, 79, 111 Ground (GND) Vcc Supply voltage for output drivers, 5V or 3.3V. All VCCIO pins must be connected to the same voltage level


SYMBOL PARAMETER CONDTIONS NOTES PIN- NAME MIN MAX UNT SUB- GROUPS
ts (H/L) Setup Time HIGH or LOW VCC=5.OV @25C, VCC=4.5V & 5.5V @-55C/125C 7 BUS to Clock 3.0 ns 9
7 BUS to Clock 3.5 ns 1 0 11
th (H/L) Hold Time HIGH or LOW VCC=5.OV @25C, VCC=4.5V & 5.5V @-55C/125C 7 BUS to Clock 1.0 ns 9
7 BUS to Clock 1.0 ns 1 0 11
tw (L) Pulse Width VCC=5.OV @25C, VCC=4.5V & 5.5V @-55C/125C 7 CPAB/CP BA 4.0 ns 9 1 0 11
Fmax Max Clock Frequency VCC=5.OV @25C, VCC=4.5V & 5.5V @-55C/125C 7 CPAB/CP BA 125 MHz 9 1 0 11