TIMap-15  > QBS150YJ-A

suppliers of QBS150YJ-A and PDF data of QBS150YJ-A

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
QBS150YJ-A     35     
    Century Pioneer Electronics In..
  • Contact:Judy
  • Tel:86-10-88594058
  • Fax:
  • Email: judyic@vip.sina.com
QBS150YJ-A POWER-ONE    2008  NEW IN STOCK  158 
QBS150YJ-A POWER-ONE    60     
QBS150YJ-A 24V/15V/150W    POWER-ONE  IN STOCK   
    Wanzhong Mechanical&Electronic..
  • Contact:wanzhong862
  • Tel:86-10-82625031
  • Fax:
  • Email: wanzhong@vip.163.com
QBS150YJ-A 24V/15V/150W    POWER-ONE  IN STOCK   
QBS150YJ-A POWER-ONE      IN STOCK  100 
    Union Team International Limit..
  • Contact:wilson
  • Tel:86-755-82515625
  • Fax:
  • Email: szled@union-team.net

QBS150YJ-A Datasheet

Bezeichnung Description Symbol Symbol Wert Value Einheit Unit
Kurzschlu(3strom, Ev = 1000 Ix Short-circuit current Ev = 1000 Ix Ee = 0.5 mW/cm2; = 850 nm Isc Isc 1(0.7) 380 mA
Anstiegs und Abfallzeit des Fotostromes Rise and fall time of the photocurrent RL= 1 kl ; VR = 1 V; = 850 nm; Ip = 50 trtf 1 8 o
Temperaturkoeffizient von Vo Temperature coefficient of Vo TCv - 2.6 mV/K
Temperaturkoeffizient von Isc Temperature coefficient of lsc G 0.12 %/K
Kapazitat, VR = 0 V, f = 1 MHz, Ev = 0 Ix Capacitance CO 1 1 nF


QBS150YJ-A Price
Single-chip controller for SERCOS interface Real time communication for industrial control systems 8/16-bit bus interface, Intel and Motorola control signals Dual port RAM with 2048 word '16-bit Data communications via optical fiber rings, RS 485 rings and RS 485 busses Maximum transmission rate of 16 Mbaud with internal clock recovery Internal repeater for ring connections Full duplex operation Modulation of power of optical transmitter diode Automatic transmission of synchronous and data telegrams in the communication cycle Flexible RAM configuration, communication data stored in RAM (single or double buffer) or tra nsfer via DMA Synchronization by external signal
QBS150YJ-A on stock

SYMBOL PARAMETER MIN MAX UNITS
tbtcp TCK [BSCAN test] clock pulse width 1 25 ns
tbtch TCK [BSCAN test] pulse width high 62.5 ns
tbtcl TCK [BSCAN test] pulse width low 62.5 ns
tbtsu TCK [BSCAN test] setup time 25 ns
tbth TCK [BSCAN test] hold time 25 ns
trf TCK [BSCAN test] rise and fall time 50 mV/ns
tbtco TAP controller falling edge of clock to valid output 25 ns
tbtoz TAP controller falling edge of clock to data output disable 25 ns
tbtvo TAP controller falling edge of clock to data output enable 25 ns
tbtcpsu BSCAN test Capture register setup time 25 ns
tbtcph BSCAN test Capture register hold time 25 ns
tbtuco BSCAN test Update reg, falling edge of clock to valid output 50 ns
tbtuoz BSCAN test Update reg, falling edge of clock to output disable 50 ns
tbtuov BSCAN test Update reg, falling edge of clock to output enable 50 ns


* Delay at step zero is referenced to the input pin. +l * All delay times after step zero are referenced to step zero. AII modules can be operated with a minimum input pulse width of 15% of full delay and pulse period approaching square wave; since delay accuracies may be somewhat degraded, it is suggested that the module be evaluated under the intended specific operating conditions. Special modules can be readily manufactured to improve accuracies and/or provide customer specified delay times for specific applications.