TIMap-14  > QEC2X9490A

suppliers of QEC2X9490A and PDF data of QEC2X9490A

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

QEC2X9490A Datasheet

VCE=-5V
Tc -100 C
|
l
J y
-2c c
25
|


QEC2X9490A on stock
The SPI interface consists of a READY pin and four SPI pins (SS, SCK, MOSI, and MISO). The SS is used as a chip select for the S5T8702. The SCK is a clock supplied by the host MCU. The data from the host is transmitted on the MOSI(Master-Out-Slave-In) line. The data from the S5T8702 is transmitted on the MISO(Master-In-Slave- Out) line.
o i \ L n c 0 2 a r . 5 c 0 2 I o ( 0 0 9 2 ) ( N O ) S O J 0 N V I S I S V J - S - N O O t j r l O S - N I W J O