| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
QG82945GC-SLA9C Datasheet Industries best 0.18 micron CMOS CPLD - 4.0 ns pin-to-pin logic delays - less than 100 ~A standby current consumption - 64 macrocells with up t0 1,600 logic gates - Fast input registers - Slew rate control on individual outputs - LVCMOS l.8V through 3.3V - LVTTL 3.3V Available in multiple package styles - 44-pin PLCC with 33 user l/0 - 44-pin VQFP with 33 user l/0 - 56-ball CP (0.05mm) BGA with 45 user l/0 - 100-pin VQFP with 64 user l/0 Optimized for high performance l.8V systems - Ultra low power operation - Advanced 0.18 micron 4-metal layer Non-volatile process Advanced system features - Quadruple enhanced security - Multi-voltage system interface - Hot pluggable - IEEE1532 In-system programmable - Superior pin locking through PLA array - Input hysteresis (Schmitt trigger) on all pins - Bus hold circuitry on all user pins - IEEE standard 1149.1 boundary scan (JTAG) - Fast programming times - Excellent pin retention during design changes - High quality and reliability - Guaranteed 10,000 program/erase cycles - 20 year data retention QG82945GC-SLA9C Price
QG82945GC-SLA9C on stock Note 7. Test Conditions:, Vdd=5.OV, Ta=25C, filter IL=3.OdB, RF=881MHz, L0=966MHz, lF=85MHz, LO input=-6dBm: unless otherwise specified. 2. Conversion gain, noise figure, and IP3 assume an image stripping band-pass filter between the LNA section and the Mixer section with a 3dB insertion loss Collector-Emitter Voltage (-VCEO) ....*.....:... Emitter-Base Voltage (-VEBO) ........ Collector Current (-lc) ..... Peak Collector Current (-ICM) .'.'. Power Dissipation (Pc) :.... Junction Temperature (Tj)"-'--------- Storage Temperature (Tstg) ............ -.-...-.--*- -55~+ |