The Toggle Bit can eliminate the chore of saving and fetching the last address and data in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple X28HC256 memories that is frequently updated. The timing diagram in Figure 4 illustrates the sequence of events on the bus. The software flow diagram in Figure 5 illustrates a method for polling the Toggle Bit.
R219CH12FMO on stock| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | Ciss | |
| k | | | | | | |
| | | | | | | |
| f U 1 | 1 - 1- - | 'iq - | | | Coss | |
| | | | | | | |
| | | | | | C.- | |
| | | | | | | |
| | | | | | |
| L | | | VGS = OV, f = 1MHz CISS = CGS +CGD CRSS = CGD |
| j | -- - | CISS | coss = CDS+CGD- |
| | | |
| 1 | j | 00SS - | | |
| | | - | --- | |
| L | |
| | '- - | oRSS | | |
| | | |
| | | | |