| Parameter | Min Max Unit | Comments |
| MASTER CLOCK AND RESET tMH MCLK High tML MCLK Low tPDR PD/RST Low | 15 ns 15 ns 20 ns | |
| SPI PORT tCCH CCLK High tCCL CCLK Low tCCP CCLK Period tCDS CDATA Setup tCDH CDATA Hold tcLs CLATCH Setup tCLH CLATCH Hold tCOE COUT Enable tCOD COUT Delay tCOT5 COUT Three-State | 40 ns 40 ns 80 ns 10 ns 10 ns 10 ns 10 ns 15 ns 20 ns 25 ns | To CCLK rising edge From CCLK rising edge To CCLK rising edge From CCLK rising edge From CLATCH falling edge From CCLK falling edge From CLATCH rising edge |
| DAC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Slave) tDBH DBCLK High tDBL DBCLK Low fDB DBCLK Frequency tDLS DLRCLK Setup tDLH DLRCLK Hold tDDS DSDATA Setup tDDH DSDATA Hold Packed 128/256 Modes (Slave) tDBH DBCLK High tDBL DBCLK Low fDB DBCLK Frequency tDLS DLRCLK Setup tDLH DLRCLK Hold tDDS DSDATA Setup tDDH DSDATA Hold | 60 ns 60 ns 64 x fs 10 ns 10 ns 10 ns 10 ns 15 ns 15 ns 256 x fs 10 ns 10 ns 10 ns 10 ns | To DBCLK rising edge From DBCLK rising edge To DBCLK rising edge From DBCLK rising edge To DBCLK rising edge From DBCLK rising edge To DBCLK rising edge From DBCLK rising edge |
| ADC SERIAL PORT (48 kHz and 96 kHz) Normal Mode (Master) tABD ABCLK Delay tALD ALRCLK Delay tABDD ASDATA Delay Normal Mode (Slave) tABH ABCLK High tABL ABCLK Low fAB ABCLK Frequency tALS ALRCLK Setup tALH ALRCLK Hold tABDD ASDATA Delay Packed 128/256 Mode (Master) tPABD ABCLK Delay tPALD LRCLK Delay tPABDD ASDATA Delay | 25 ns 5 ns 10 ns 60 ns 60 ns 64 x fs 5 ns 15 ns 15 ns 40 ns 5 ns 10 ns | From MCLK rising edge From ABCLK falling edge From ABCLK falling edge To ABCLK rising edge From ABCLK rising edge From ABCLK falling edge From MCLK rising edge From ABCLK falling edge From ABCLK falling edge |
| | |
| III Tch = 250C | | | | | j | |
| IC | =5 | A l | | | | | | |
| | | VDS= 50V | j | | | |
| | | l 100\1 | | | | | | |
| | | | | | | | OOV | | |
| | | | | | | | | |
| | | z | j | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | | |
| j| | | | | | | | | | |
| | | | | | | | | |
Notes: 1. See thermal regulation specifications for changes in output voltage due to heating effects. Load and line regulation are measured at a constant junction temperature by low duty cycle pulse testing. 2. Line and load regulation are guaranteed up to the maximum power dissipation (18W). Power dissipation is determined by input/output differential and the output currrent. Guaranteed maximum output power will not be available over the full input/ output voltage range. 3. RC1585 0nly. 4. RC1585-1.5 0nly.
