TIMap-11  > RPC100560F

suppliers of RPC100560F and PDF data of RPC100560F

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  

RPC100560F Datasheet

=kL VR:40V peak
] - - DC
sine A-18C"7 e C
;quare A-ioo' /
;quare Ao(200'/
aUf _eOTF


RPC100560F Price

-125 -100
PARAM. #2 DESCRIPTION MIN. MAX. MIN MAX UNITS
Inputs
tiobp 22 1/0 Register Bypass 0.3 0.3 ns
tiolat 23 I/O Latch Delay 1.9 2.3 ns
tiosu 24 I/O Register Setup Time before Clock 3.0 3.5 ns
tioh 25 I/O Register Hold Time after Clock 0.0 0.0 ns
tioco 26 I/O Register Clock to Out Delay 4.6 5.0 ns
tior 27 I/O Register Reset to Out Delay 4.6 5.0 ns
tdin 28 Dedicated Input Delay 2.3 2.7 ns
GRP
tgrpl 29 GRP Delay, 1 GLB Load 1.8 1.9 ns
tgrp4 30 GRP Delay, 4 GLB Loads 2.0 2.4 ns
tgrp8 31 GRP Delay, 8 GLB Loads 2.3 2.4 ns
tgrp16 32 GRP Delay, 16 GLB Loads 2.8 3.0 ns
tgrp32 33 GRP Delay, 32 GLB Loads 3.8 4.2 ns
GLB
t4ptbpc 34 4 Prod.Term Bypass Path Delay (Combinatorial) 3.9 5.3 ns
t4ptbpr 35 4 Prod. Term Bypass Path Delay (Registered) 4.0 5.3 ns
tlptxor 36 1 Prod.Term/XOR Path Delay 3.6 4.6 ns
t20ptxor 37 20 Prod. Term/XOR Path Delay 5.0 5.8 ns
txoradj 38 XOR Adjacent Path Delay 3 5.0 6.3 ns
tgbp 39 GLB Register Bypass Delay 0.4 1.0 ns
tgsu 40 GLB Register Setup Time before Clock 0.1 0.5 ns
tgh 41 GLB Register Hold Time after Clock 4.5 5.8 ns
tgco 42 GLB Register Clock to Output Delay 2.3 2.5 ns
tgro 43 GLB Register Reset to Output Delay 4.9 6.2 ns
tptre 44 GLB Prod.Term Reset to Register Delay 3.9 4.5 ns
tptoe 45 GLB Prod. Term Output Enable to l/0 Cell Delay 5.4 7.2 ns
tptck 46 GLB Prod. Term Clock Delay 2.9 4.0 3.5 4.7 ns
ORP
torp 47 ORP Delay 1.0 1.0 ns
torpbp 48 ORP Bypass Delay 0.0 0.0 ns


RPC100560F on stock

1
J
- r7 -
r
-
-7
Jr
-r
j
- r
^ r
-Pd=7 Watts
Pd =1 3 Watts


TEST BOARD l/04 = ] n n
+, I
O U01