SIM2-1512S-SIL7，there are the best SIM2-1512S-SIL7 suppiers all over the world here.These are the list and detailed contact method of SIM2-1512S-SIL7 suppliers all over the world as follows.You can buy or get informations of SIM2-1512S-SIL7 through email , message or tel.

suppliers of SIM2-1512S-SIL7 and PDF data of SIM2-1512S-SIL7

Part Numbert

Mfg

Packt

D/C

Descriptiont

Qty

Company/Contact

SIM2-1512S-SIL7 Datasheet

Characteristic	Symbol	1A1	1A2	1A3	1A4	1A5	1A6	1A7	Unit
Peak Repetitive Reverse Voltage Working Peak Reverse Voltage DC Blocking Voltage	VRRM VRWM VR	50	100	200	400	600	800	1000	V
RMS Reverse Voltage	VR(RMS)	35	70	140	280	420	560	700	V
Average Rectified Output Current (Note l) @TA = 750C	l	1O							A
Non-Repetitive Peak Forward Surge Current 8.3ms Single half sine-wave superimposed on rated load (JEDEC Method)	IFSM	30							A
Forward Voltage @IF = 1.OA	VFM	1O							V
Peak Reverse Current @TA = 250C At Rated DC Blocking Voltage @TA = 1000c	IRM	5.0 50							pA
Typical Junction Capacitance (Note 2)	cj	15							pF
Typical Thermal Resistance Junction to Ambient (Note l)	ROJA	50							K/W
Operating Temperature Range	Tj	-65 to +125							oc
Storage Temperature Range	TSTG	-65 to +150							aC

SIM2-1512S-SIL7 Price

VIN - 16.5
VBAT=	BJ4V


	C	iARGERl	-FFICIEN(	Y

\|
	j	INCLUDES LOSS IN DIODE D3

SIM2-1512S-SIL7 on stock

SYMBOL	PARAMETER	MIN	TYP.	MAX	UN
VDDD	supply voltage digital part	4.5	5	5.5	V
VDDA	supply voltage analog part	4.75	5	5.25	V
IDD	total supply current		tbf		mA
VIL	input voltage LOW on YUV-bus	-0.5		0.8	V
VIH	input voltage HIGH on YUV-bus	2	· VDDD+0.5		V
fLLC	input data rate			30	MHz
Vo Y,CD	output signal Y, +(R-Y) and t(B-Y) (peak-to-peak value)		2		V
RL Y,CD	output load resistance	125			Q
ILE	DC integral linearity error in output signal (8-bit data)			1	LSB
DLE	DC differential error in output signal (8-bit data)			0.5	LSB
Tamb	operating ambient temperature range	0		70	oC

A read cycle is executed by setting IW at a high level while /S1 and S2 are in an active state(/S1=L", S2="H"). When setting /S1 at a high level or S2 at a low level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by /S1 and S2. The power supply current is reduced as low as the stand-by current which is specified as Icc3 0r Icc4, and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

Suppliers Datasheet
		Exact Matc