| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
SIN74ALS175N Datasheet Design Consideration coWhen the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory. SIN74ALS175N Price ABSOLUTE MAXIMUM RATINGS* (TA = 250C unless otherwise noted) AVDD, DVDD to GND . . . . . . . . . . . -0.3 V to +4.6 V AGND to DGND . . . . . . . . . -0.3 V to +0.3 V DigitalI/O Voltage to DGND . . . . . -0.3 V to DVDD + 0.3 V Analog I/O Voltage to AGND . . . . . -0.3 V to AVDD + 0.3 V Operating Temperature Range Industrial (B Version) . . . . -200C to +850C Storage Temperature Range . . . . . . . . -200C to +1250C SIN74ALS175N on stock
|
||||||||||||||||||||||||||||||||||||||||||||
