| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
SIOV-CN2220M4G Datasheet If the BYTE pin is set at logic "0", the device is in byte configuration, and only data l/0 pins 1/00 - l/07 are active and controlled by CE and OE. The data l/0 pins l/08 - 1/014 are tri- stated, and the l/015 pin is used as an input for the LSB (A-1) address function. SIOV-CN2220M4G on stock This action occurs regardless of the levels at PE, CET and CEP inputs. This synchronous reset feature enables the designer to modify the maximum count with only one external NAND gate. The look ahead carry simplifies serial cascading of the counters. Both count enable inputs (CEP and CET) must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH level output of Qo. This pulse can be used to enable the next cascading stage. The maximum clock frequency for the cascaded counters is determined by the CP to TC propagation delay and CEP to CP set-up time, according to the following formula:
|
