| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
ST92F124JV9TB Datasheet Note: 1. Commands not interpreted in this table will default to read array mode. 2. A wait of 10ps is necessary after a Read/Reset command if the memory was in an Erase or Program mode before starting any new operation. 3. X = Don't Care. 4. The first cycles of the RD or AS instructions are followed by read operations. Any number of read cycles can occur after the com- mand cycles. 5. Signature Address bits AO, A1, at VIL will output Manufacturer code (20h). Address bits AO at VIH and Al , at VIL will output Device code. 6. For Coded cycles address inputs A11-A16 are don't care. 7. Read Data Polling, Toggle bits until Erase completes. ST92F124JV9TB Price The CAT28C64A/CAT28C64AI is manufactured using Catalyst's advanced CMOS floating gate technology. It is designedto endure 10,000 progralTr/erase cycles and has a data retention of l O years. The device is available in JEDEC approved 28 pin DIP and SO or 32 pin PLCC packages. ST92F124JV9TB on stock
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||