DEVICE CONFIGURATION SIGNAL FLOW DESCRIPTION The following is an overview of the SA2005P's registers. For a detailed description of each parameter please refer to parameter description section. Figure 7 shows the various registers in the SA2005P's power to pulse rate block. The inputs to this block are three single bit pulse density modulated signals, each having a pulse rate of 641454 pulses persecond at rated conditions. The parameters Cb 7, Cb2, Cb3, Sum, Ct, Kr, CresH, CresL, Cled and Pw contain values that are read from the externaIEEPROM during powerup.
STD3055VT4 on stock| | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | +VGE = 15V -VeE ' 15V Rs = son Tj ~ 25'C | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | |
| lSymbol | Parameter | Value | Unit |
| lRtrlO-c) | Junction to case | 3.5 | YC/w |
| | | |