| ltem | Symbol | Conditions | Min | Typ | Max | Unit |
| | lccV | VHF operation; no signal | 38 | 53 | 63 | mA |
| Circuit current | lccU | UHF operation; no signal | 37 | 51 | 62 | mA |
| | CG1 | VHF operation; fRF = 55MHz; Input level -40dBm | 1 7 | 20 | 23 | dB |
| Conversion | CG2 | VHF operation; fRF = 360MHz; Input level -40dBm | 1 8 | 21 | 24 | dB |
| gain'l | CG3 | UHF operation; fRF = 360MHz; Input level -40dBm | 23 | 26 | 29 | dB |
| CG4 | UHF operation; fRF = 800MHz; Input level -40dBm | 23 | 26 | 29 | dB |
| | NF1 | VHF operation; fRF = 55MHz | | 1 3 | 1 6 | dB |
| NF2 | VHF operation; fRF = 360MHz | | 1 2 | 1 5 | dB |
| Noise figure1 *2 | NF3 | UHF operation; fRF = 360MHz | | 9 | 1 3 | dB |
| NF4 | UHF operation; fRF = 800MHz | | 9 | 1 3 | dB |
| | CM1 | VHF operation; fD = 55MHz, fUD = +12MHz | 99 | 1 02 | | dBU |
| 1% cross | CM2 | VHF operation; fD = 360MHz, fUD = +12MHz | 97 | 1 00 | | dBp |
| modulation*i *3 | CM3 | UHF operation; fD = 360MHz, fUD = +12MHz | 91 | 94 | | dBU |
| CM4 | UHF operation; fD = 800MHz, fUD = +12MHz | 89 | 92 | | dBU |
| Max. output power | Pomax (sat) | so l lOad | +8 | +10 | | dBm |
| | Cfswl | VHF operation; fosc = 100MHz | | | +200 | kHz |
| Cfsw2 | VHF operation; fosc = 405MHz | | | +300 | kHz |
| Switch ON drift*4 | Cfsw3 | UHF operation; fosc = 405MHz | | | +300 | kHz |
| fsw4 | UHF operation; fosc = 845MHz | | | +300 | kHz |
| | Cfstl | VHF operation; fosc = 100MHz | | | +100 | kHz |
| +B supply | Cfst2 | VHF operation; fosc = 405MHz | | | +200 | kHz |
| voltage d rift*s | Cfst3 | UHF operation; fosc = 405MHz | | | +150 | kHz |
| Cfst4 | UHF operation; fosc = 845MHz | | | +150 | kHz |
| PLL OUT output | PoscV | VHF operation; sol load | -20 | -10 | | dBm |
| power | PoscU | UHF operation; sol load | -20 | -10 | | dBm |
| Band switch | VswV | VHF operation | 0 | | 0.5 | V |
| voltage | VswU | UHF operation | 3 | | 10.5 | V |
| | | | | | |
4869 1bl 10 NOTES: 1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of l/tRC, using "AC TEST CONDITIONS" at input levels of GND t0 3V. 2. f = 0 means no address or control lines change. Applies only to input at CMOS level standby. 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A". 4. VDD = 3.3V, TA = 25'C for Typ, and are not production tested. IDD Dc(0) = 120mA (Typ). 5. CEx = VIL means CEox = VIL and CEix = VIH CEx = VIH means CEox = VIH or CEix = VIL CEx < 0.2V means CEox < 0.2V and CEix > Vcc - 0.2V CEx > Vcc - 0.2V means CEox > Vcc - 0.2V or CEix - 0.2V "X" represents "L" for left port or "R" for right port.
| | | IIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIII A.t Any Rated Load Condition And With Rated V R~lOplied - |
| | |
| | | Following Su | ge |
| | | | | | | | | | | |
| | | | | | | | - | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | | |
| | | | | | | | | | |
