| PARAMETER | TEST CONDITIONS | vCC | MIN TYP(i) MAX | UNIT |
| | IOH= -100 | 1.65V t0 3.6V | Vcc - 0.2 | V |
| IOH= -4 mA | 1.65V | 1.2 |
| IOH= -8 mA | 2.3 V | 1.7 |
| VOH | | 2.7 V | 2.2 |
| IOH= -12 mA | 3V | 2.4 |
| IOH= -24 mA | 3V | 2.2 |
| | IOL= 100A | 1.65V t0 3.6V | 0.2 | V |
| IOL=4 mA | 1.65V | 0 45 |
| VOL | IOL=8 mA | 2.3 V | 0.7 |
| IOL= 12 mA | 2.7 V | 0.4 |
| IOL= 24 mA | 3V | 0 55 |
| lI | VI=0 t0 5.5 V | 3.6 V | +5 | |
| Io | Vi or Vo = 5.5 V | O | +10 | c |
| 10z | VO=0t0 5.5V | 3.6 V | +10 | |
| | VI = Vcc or GND | | | 20 | |
| lcc | 3.6 V " Vi " 5.5 V(2) | 10=0 | 3.6 V | 20 | |
| Clcc | One input at Vcc - 0.6 V, Other inputs at Vcc or GND | 2.7V t0 3.6V | 500 | |
| cI | VI = Vcc or GND | 3.3 V | 5.5 | pF |
| co | VO = Vcc or GND | 3.3 V | 6 | pF |
| | | | | |
Addresses are generated for the burst access as shown below, The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is Low, linear burst sequence is selected. And this pin is High, Interleaved burst sequence is selected.