| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact | |
| TMS320C32PCM-40 | TI | QFP144 | 03+/04+ |
|
![]()
|
||
| TMS320C32PCM-40 | TI | 2008 | Original | 20000 |
|
![]()
|
|
| TMS320C32PCM-40 | TI | ORIGINAL P | 05-06+ | 850 |
|
![]() |
|
| TMS320C32PCM-40 | TI | 145 |
|
||||
| TMS320C32PCM-40 | TI | N/A | 00+ | 251 |
|
|
TMS320C32PCM-40 Price a) 9V " Vs " 16V (Nominal operating range) RL " 61 , lo " 100c b) 6.5V " Vs " 16V (Diagnostic operation range) c) 4.5V " Vs < 6.5V and 16V < Vs " 32V (Extended operation range) 1) Limit under evaluation. TMS320C32PCM-40 on stock Because ofits high bandwidth, the AD 81 84 is capable of driving the switched capacitor input stage ofthe AD9220 without addi- tional buffering. In addition to having the required bandwidth, it is necessary to consider the settling time ofthe multiplexer. In this case, the ADC has a sample rate of10 MHz, which corre- sponds to a sampling period of 100 ns. T ypically, one phase of the sampling clock is used for conversion (i.e., all levels are held steady) and the other is used for switching and settling to the next channel. Assuming a 50% duty cycle, the signal chain must settle within 50 ns. With a settling time t0 0.1% of15 ns, the multiplexer easily satisfies this criterion. Glass passivated forms are available upon request Note: 1. Leads maintained at ambient temperature at a distance of 9.5mm from the case 2. Measured at l.0 MHz and Applied Reverse Voltage of 4.OV D.C. (5) The products and product specifications described in this material are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements. |