TIMap-3  > TMS320P15FNLJ

suppliers of TMS320P15FNLJ and PDF data of TMS320P15FNLJ

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
TMS320P15FNLJ   700 
    Liverpool (Hong Kong) Electron..
  • Contact:Jessica
  • Tel:86-755-83957717
  • Fax:
  • Email: info@lvphk.com


TMS320P15FNLJ     700 
    Liverpool(HongKong)Electronics..
  • Contact:Jessica
  • Tel:86-755-83957717
  • Fax:
  • Email: info@lvphk.com

TMS320P15FNLJ Datasheet

Case Styles
70CRU02 Ba. Comr Cath. Anid/ T0-218 rion _2de


TMS320P15FNLJ Price

lj ^l - L1
L L l
|
NON-REPE rr vI


TMS320P15FNLJ on stock

Parameters Symbol Limit Values Unit Test
min typ max Conditions
Operating Current IOP 6.0 8.0 mA
Conversion Loss Lc 5.7 7.0 dB
SSB Noise Figure FSSB 6.0 dB
2 Tone 3rd Order IMD dIM3 54 dBc PRFl = - 3 dBm PRF2 = - 3 dBm fRFl = 806 MHz; fRF2 = 810 MHz; f;_o = 965 MHz
3rd Order Input Intercept Point IP3,N 20 24 dBm
Input Power P-ldB 1 4 dBm
LO Leakage at RF/IF-Port (1, 6) PL0 1.6 -8 dBm


Prior to physical layout, the design system can estimate the delays associated with any critical path. The impact of the placement and routing can be accurately RC back annotated from the layout for final simulations of critical timing. The effects of junction temperature, (KT) and voltage supply (Kv) on the delay numbers are summarized in Table 2 and Table 2. A third factor, is associated with process variation. This multiplier has a minimum of 0.8 and a maximum of l.2.