| | | | | | 33 | IF l |
| | | I | | | I l =10mA |
| | | I | | | L - VniiT =5\/- |
| | | m | | | | | | | |
| | | | | | | ^ | | | |
| | | V | | | | | | | |
| | | | | | | - | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | |
9.0 General Description The K4H510838D / K4H511638D is 536,870,912 bits of double data rate synchronous DRAM organized as 4x 16,777,216 / 4x 8,388,608 words by 8/16bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous features with Data Strobe allow extremely high performance up t0 400Mb/s per pin. I/0 transactions are possible on both edges of DQS. Range of operating fre- quencies, programmable burst length and programmable latencies allow the device to be useful for a variety of high performance mem- ory system applications.