| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
TNETA1585MDN Datasheet In the 3-to-8 decoding or demultiplexing mode, the addressed output follows the state of the D input with all other outputs in the LOW state. In the reset mode all outputs are LOW and unaffected by the address (Ao to A2) and date (D) input. When operating the 74LV259 as an addressable latch, changing more than one bit of address could impose a transient-wrong address. Therefore, this should only be done while in the memory mode. The mode select table summarizes the operations of the 74LV259. TNETA1585MDN Price
SCRAM When this input is set high it causes the encoded data to be scrambled by inverting the G2 symbols after encoding. This guarantees that there will be a minimum of l transition in every 14 symbols in the transmitted symbol stream for Rate l/2 encoding when the input data to the encoder contains no transitions. The G2 symbols will also be inverted before decoding when SCRAMis set high. Whenthe SCRAM signalis set low this function will be inhibited. |
||||||||