| Part Numbert | Mfg | Packt | D/C | Descriptiont | Qty | Company/Contact |
|
TNPW0603-5230BT9-RT1 Datasheet LATCH AWRITE, LATCH B UPDATE (D15 = HIGH, D12 = X) The serial interface register (SIR) data are written to latch A and the double buffer latch contents are written to latch B. The double buffer contents are unaffected. This program bit condition allows simultaneous output updates of both DACs. TNPW0603-5230BT9-RT1 Price Minimum PC Hardware Requirements: Microsoft Windows 95 / Windows NT 486 CPU with a minimum of 4 MB RAM 10 MB available hard disk space for installation VGA display card Physical specifications: Size: 40mm high x 80mm x 170mm Weight: 350gm Case: High Impact Plastic TNPW0603-5230BT9-RT1 on stock The S524A40X11/40X21/40X41/60X81/60X51 serial EEPROM has a l,024/2,048/4,096/8,192/16,384-bit capacity, supporting the standard I2CTM_bus serial interface. It is fabricated using Samsung's most advanced CMOS technology. It has been developed for low power and low voltage applications (1.8 V t0 5.5 V). One of its major feature is a hardware-based write protection circuit for the entire memory area. Hardware-based write protection is controlled by the state of the write-protect (WP) pin. Using one-page write mode, you can load up to 16 bytes of data into the EEPROM in a single write operation. Another significant feature of the S524A40X11/40X21/40X41/60X81/60X51 is its support for fast mode and standard mode.
|
