TIMap-1  > TNPW080510R0DHTAR2

suppliers of TNPW080510R0DHTAR2 and PDF data of TNPW080510R0DHTAR2

Part Numbert Mfg Packt D/C Descriptiont Qty Company/Contact  
TNPW080510R0DHTAR2 NEC    06+  in stock  20000 
    Shenzhen KHS Electronics Co., ..
  • Contact:Tony
  • Tel:86-755-61306257
  • Fax:
  • Email: tony@khsdz.cn


TNPW080510R0DHTAR2 NEC    06+  in stock  20000 
    ShenZhen KHS Electronics Co.,L..
  • Contact:tony
  • Tel:86-755-61306257
  • Fax:86-755-61306957
  • Email: tony@khsdz.cn

TNPW080510R0DHTAR2 Datasheet
MICROPAC INDUSTRIES, INC. OPTOELECTRONIC PRODUCTS DIVISION . 725 E. Walnut St., Garland, TX 75040 . (972) 272-3571 . Fax (972) 487-6918 . ' - E-MAIL: optosales@micropac.com 6 - 11
TNPW080510R0DHTAR2 Price

PARAMETER MIN TYP MAX UNIT CONDITIONS
TTLINPUTS Logic Threshold VIL VIH Logic Pullup Current Maximum Transmission Rate 2.0 480 15 0.8 200 Volts Volts o:A Kbps TIN, EN, SD TIN = OV CL = 1000pF, RL = 3KI
TTL OUTPUTS Compatibility VOL VOH Leakage Current 3.5 rTUCMO 0 05 S 0.4 +10 Volts Volts o:A lour = 3.2mA; Vcc = +5V lou r = -1.OmA ov " ROLn " Vcc ; SP211 EN = OV; SP213 EN = Vcc TA = +25IC
RS232 0UTPUT Output Voltage Swing Output Resistance Output Short Circuit Current +5 300 +7 +25 Volts l mA All transmitter outputs loaded with 3KI to ground Vcc = OV; Vour = +2V Infinite duration, Vour = OV
RS232 INPUT Voltage Range Voltage Threshold Low High Hysteresis Resistance -15 0.8 0.2 3 1.2 1.7 0.5 5 +15 2.8 1.0 7 Volts Volts Volts Volts kl Vcc = 5V, TA = +25YC Vcc = 5V, TA = +25YC Vor = +5V V:NC=+15V; TA = +25IC
DYNAMIC CHARACTERIST Driver Propagation Delay Receiver Propagation Delay Instantaneous Slew Rate Transition Time Output Enable Time Output Disable Time cs 250 200 400 250 500 TBD TBD ns ns V/GcS ns ns TTL-to-RS-232 RS-232-to-TTL CL = 50pF, RL = 3-7KI ; TA = +25YC; from +3V CL = 2,500pF, R.= 3KI ; measured from +3V to -3V or -3V to +3V


TNPW080510R0DHTAR2 on stock
The QS5807T clock driver/buffer circuits can be used for clock buffering schemes where low skew is a key parameter. The QS5807T generates ten non-inverting outputs. Designed in QSI's proprietary QCMOS process, these devices provide low propagation delay buffering with on-chip skew of 0.35ns for same- transition, same-bank signals. The QS52807T has on-chip series termination resistors for lower noise clock signals. The series resistor versions are recom- mended for driving unterminated lines with capacitive loading and other noise sensitive clock distribution circuits. These clock buffer products are designed for use in high-performance workstations, embedded and personal computing systems. Several devices can be used in parallel or scattered throughout a system for guaranteed low skew, system-wide clock distribution networks. See Application Note AN-21 for more infor- mation on low-skew clock buffers.

lDetails Net Weight/QLy
l= 136 gmBK rx:s 415 gm/lOK pcs