suppliers of TNR12C680K and PDF data of TNR12C680K

The part is selected by pulling CS low. The 8-bit read instruction is transmitted to the 25xx160 followed by the 16-bit address, with the five MSBs of the address being don't care bits. After the correct read instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal address pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (07FFh), the address counter rolls over to address OOOOh allowing the read cycle to be continued indefi- nitely. The read operation is terminated by raising the CS pin (Figure 3-1).
TNR12C680K on stock